Y
HN Search
Hacker News Search
new
|
comments
|
top
|
jobs
chclau
searching PlanetScale…
1.
▲
2.
▲
3.
▲
4.
▲
5.
▲
6.
▲
6 ms
·
1.
▲
by
chclau
1y ago
Why refactor the code?: less repetition, clearer intent, easier to change timing/logic by editing a table instead of code paths. Feedback welcome—especially ideas to extend it. (This post is part of Resorte, a Spanish magazine (comics,
2.
▲
Show HN: Arduino traffic light(table-driven design)
(resorte.neocities.org)
1 points
by
chclau
1y ago
|
1 comments
3.
▲
Computational Storage comes one step closer
(tomshardware.com)
1 points
by
chclau
4y ago
|
0 comments
4.
▲
AMD to Fuse FPGA AI Engines onto EPYC Processors
(tomshardware.com)
1 points
by
chclau
4y ago
|
0 comments
5.
▲
by
chclau
4y ago
All the sources for the designs and testbenches were tested on Vivado and are available at GitHub. For the generic implementations I used unconstrained ports, which gives much simpler and compact code than using generic parameters. The impl
6.
▲
Show HN: VHDL arbiters tutorial – Three parts
1 points
by
chclau
4y ago
|
1 comments
7.
▲
Moore’s Law is dead – Long live the chiplet
(semiwiki.com)
157 points
by
chclau
4y ago
|
116 comments
8.
▲
Show HN: Coding and testing a generic VHDL downcounter
(fpgaer.tech)
3 points
by
chclau
4y ago
|
0 comments
9.
▲
by
chclau
4y ago
Honey and lemon juice, mildly hot (put water in a pot, and the honey and lemon juice in a smaller glass inside the pot, stir until it is liquid and mildly hot). Grandma recipe, works for me. Not a medical advice
10.
▲
by
chclau
4y ago
For me, one option is to be able to learn processors in depth. You want to understand how one works? You can always emulate it in SW, but on an FPGA you can make them interact with the real world in real time and probe them at the same time
11.
▲
by
chclau
4y ago
Following Altera acquisition by Intel, and Xilinx acquisition by AMD, perspectives for many FPGA designers were gloom. There was a general feeling that the two biggies would go to a road where the FPGA is only and add-on or coprocessor for
12.
▲
Intel announces new FPGA families
(fpgaer.tech)
142 points
by
chclau
4y ago
|
65 comments
13.
▲
Show HN: Magellan VHDL Hardware monitor/debugger for Basys 3
(fpgaer.tech)
1 points
by
chclau
4y ago
|
0 comments
14.
▲
by
chclau
4y ago
Very very nice, but I don't like that the cars are transparent
15.
▲
by
chclau
4y ago
That's also the first thing I thought when I saw the title
16.
▲
Show HN: Magellan VHDL Monitor
(fpgaer.tech)
2 points
by
chclau
4y ago
|
0 comments
17.
▲
by
chclau
4y ago
That it why it was so much a joy to buy magazines. Those magazines with their program listings, the adds, the letters. I remember to this day when I was with my girlfriend for a long time typing long listing of POKEs to hear music from the
18.
▲
by
chclau
4y ago
If I were you, I would try to reach to the blog poster.
19.
▲
Updated list of legally free books and courses (FPGA, ML)
2 points
by
chclau
4y ago
|
0 comments
20.
▲
Show HN: VHDL code snippets (sources, simulation)
3 points
by
chclau
4y ago
|
0 comments
21.
▲
by
chclau
4y ago
Thanks!
22.
▲
by
chclau
4y ago
I know it is not directly related to this magazine, but this nostalgia brought back to me the name of my favorite magazine those days: Ahoy! And of course, who can forget the wonderful adds for the games from Infocom (Zork et al), who would
23.
▲
by
chclau
4y ago
No, I haven't. And for your second question, I don't think that the tools I use are obscure or don't get enough attention.
24.
▲
by
chclau
4y ago
Don't take advice from anyone. Including me.
25.
▲
by
chclau
4y ago
Hi, I am a professional FPGA designer. I used to be a board designer many years ago, and most of the time I used the tools from Mentor Graphics. Only when I worked for a startup I used Orcad who, compared to Mentor Graphics, was really in a
26.
▲
by
chclau
4y ago
Being a HW digital designer, timing is everything :) You are welcome!
27.
▲
Several legally free books (FPGA design, Machine Learning)
11 points
by
chclau
4y ago
|
6 comments
28.
▲
Show HN: VHDL Code Snippets (sources, testbenches)
(fpgaer.tech)
3 points
by
chclau
4y ago
|
0 comments
29.
▲
Vivado AXI Chip2Chip for multi-FPGA design
(fpgaer.tech)
2 points
by
chclau
4y ago
|
0 comments
30.
▲
The Future of FPGA Acceleration in Datacenters and the Cloud [pdf]
(caslab.csl.yale.edu)
3 points
by
chclau
4y ago
|
0 comments
More ›