Y
HN Search
Hacker News Search
new
|
comments
|
top
|
jobs
tverbeure
searching PlanetScale…
1.
▲
2.
▲
3.
▲
4.
▲
5.
▲
6.
▲
8 ms
·
121.
▲
by
tverbeure
6mo ago
Is buying hopefully broken electronic test equipment at the flea market, fixing it and then blogging about it a niche hobby?
122.
▲
by
tverbeure
6mo ago
Minor usability comment: the screenshots are too small to be readable. Whenever that's that case in my blog posts, I make those screenshots clickable and add (Click to enlarge) below it, to make it easier for readers to see the image
123.
▲
by
tverbeure
6mo ago
As an experiment, I just now took a random section of a few hundreds bytes (as a hexdump) from the /bin/ls executable and pasted them into ChatGPT. I don't know if it's correct, but it speculated that it's part of a
124.
▲
by
tverbeure
6mo ago
I've cut-and-pasted some assembly code into the free version of ChatGPT to reverse engineer some old binaries and its ability to find meaning was just scary.
125.
▲
by
tverbeure
6mo ago
Their stash will explode. LLMs can do this on binaries just the same, and there's a lot more closed than open source SW out there.
126.
▲
by
tverbeure
7mo ago
> While VHDL makes a fun academic toy language, ... I spent the first half of my career working at some of the largest companies at the time on huge communication ASICs that were all written in VHDL, there was no Verilog in sight. As mu
127.
▲
by
tverbeure
7mo ago
> Once the design gets past toy size, Do you consider 800+mm2 slabs of 3nm of silicon still toy size? Because there's a very high chance that those were written in Verilog, and I've never had to chase sim vs synthesis mismatche
128.
▲
by
tverbeure
7mo ago
Have you heard about clock buffers and hold violations?
129.
▲
by
tverbeure
7mo ago
> Why don't VHDL and Verilog just simulate what hardware does? Real hardware has hold violations. If you get your delta cycles wrong, that's exactly what you get in VHDL... They're both modeling languages. They can model h
130.
▲
by
tverbeure
7mo ago
> where in my toolchain is my VHDL model translated/transformed into Verilog? It's not? Why would it? As much as I like Verilog, VHDL is a first class RTL language just like Verilog. I've done plenty of chips that contain
131.
▲
by
tverbeure
7mo ago
AFAIK, creating latches is just as easy in Verilog as in VHDL. They use the same model to determine when to create one. But with a solid design flow (which should include linting tools like Spyglass for both VHDL and Verilog), it’s not a ma
132.
▲
by
tverbeure
7mo ago
My memory is definitely rusty on this, but you can easily construct cases where the VHDL delta cycle model creates problems where it doesn’t for Verilog. I remember inserting clock signal assignments in VHDL to get a balanced delta cycle cl
133.
▲
by
tverbeure
7mo ago
I used to be a huge VHDL proponent, talk about the delta cycle stuff, give VHDL classes at work to new college grads and such. And then I moved to the West Coast and was forced to start using Verilog. And in the 21 years since, I’ve never o
134.
▲
by
tverbeure
7mo ago
Option A: use Amazon Prime Video to watch shows. Share your viewing habits with Walmart/Vizio and Amazon. Option B: use Amazon Prime Video to watch shows. Share your viewing habits with Amazon.
135.
▲
by
tverbeure
7mo ago
-48V! :-)
136.
▲
by
tverbeure
7mo ago
One of the choke points of all modern video codecs that focus on potential high compression ratios is the arithmetic entropy coding. CABAC for h264 and h265, 16-symbol arithmetic coding for AV1. There is no way to parallelize that AFAIK: th
137.
▲
by
tverbeure
7mo ago
And one way or the other, none of that is a problem is other countries.
138.
▲
by
tverbeure
7mo ago
The relevance is that you don’t need to assume that the knife wielding person can hit you from a distance. One way or the other, this doesn’t seem to be a problem in other countries.
139.
▲
by
tverbeure
7mo ago
In most civilized societies, there's an extremely high chance that somebody wielding a knife doesn't have a gun.
140.
▲
by
tverbeure
7mo ago
Every time a console gets hacked, the checklist of SOC security architects grows a little longer. Boot ROMs are written in formally verifiable language, there are hardware glitch detectors, CPUs running in lockstep to guard against glitches
141.
▲
by
tverbeure
7mo ago
> Basically if someone has physical access to device, its game over. It took more than a decade to exploit this vulnerability and even then there are fairly trivial countermeasures that could have been used to prevent it (and that are im
142.
▲
by
tverbeure
7mo ago
How does you spin his reply of "100%" to a "white solidarity is the only way to survive" tweet as not very extreme?
143.
▲
by
tverbeure
7mo ago
Because when I buy QQQ expect it to track the Nasdaq-100, not something else.
144.
▲
by
tverbeure
7mo ago
> The 4% improvement doesn't seem like it's worth the effort. I've spent the past few months improving the performance of some work thing by ~8% and the fun I've been having reminds me of the nineties, when I tried to
145.
▲
by
tverbeure
7mo ago
4% is the standard number that's quoted by pretty much any financial planner. It's based on backtesting and assume that there's be large downswings along the way.
146.
▲
by
tverbeure
7mo ago
FWIW, the 4% rule is for safe withdrawals for around 30 years of retirement, as in, you retire at 65 and you hope to live until 95, and even then it has a non-zero chance of running out of money. It's not a percentage you should use if
147.
▲
by
tverbeure
7mo ago
I'm sick and tired of the "No..., no ..., (just) ..." LLM construction. It's everywhere now, you can't open a social media platform and get bombarded by it. This article is full of it. I get it, I should focus just
148.
▲
by
tverbeure
8mo ago
They brought it back because it's a fantastic feature for clumsy people like me.
149.
▲
by
tverbeure
8mo ago
The mechanical trackpad of my 2007 Macbook (the first unibody) is still better than any PC trackpad I've ever used.
150.
▲
by
tverbeure
8mo ago
I don't know, but model names such as "kimi-k2-thinking" in the test set might offset a clue.
More ›