> While VHDL makes a fun academic toy language, ... I spent the first half of my career working at some of the largest companies at the time on huge communica

> While VHDL makes a fun academic toy language, ... I spent the first half of my career working at some of the largest companies at the time on huge communication ASICs that were all written in VHDL, there was no Verilog in sight. As much as I prefer to write Verilog now, VHDL is without question a more robust and better specified language, with features that Verilog only gained a decade later through SystemVerilog. There's a reason why almost all major EDA tool support VHDL just as well as Verilog.