Y
HN Search
Hacker News Search
new
|
comments
|
top
|
jobs
38491239821398
searching PlanetScale…
1.
▲
2.
▲
3.
▲
4.
▲
5.
▲
6.
▲
4 ms
·
1.
▲
by
38491239821398
6y ago
Theoretically, the judicial branch, via defamation law.
2.
▲
by
38491239821398
6y ago
> There's some realistic stuff here, like exporting a Powerpoint presentation to PDF, but it seems likely that these examples were chosen from many more that favoured the M1. Which is really a benchmark of Windows Office vs. Mac Off
3.
▲
by
38491239821398
6y ago
It looks like sysctl shows the cache info for the little cores, at least by default: hw.cachelinesize: 128 hw.l1icachesize: 131072 hw.l1dcachesize: 65536 The reported L1I and L1D matches up with the little cores. Also very intere
4.
▲
by
38491239821398
6y ago
A quick search suggests ARM's own designs tend to use 64-byte cache lines, but perhaps this is something the SoC vendors can customize? AFAIK, Qualcomm's recent parts use ARM-designed cores.
5.
▲
by
38491239821398
6y ago
Interestingly, the M1 (and probably other Apple Silicon CPUs) is an exception: % sysctl hw.cachelinesize hw.cachelinesize: 128