Y
HN Search
Hacker News Search
new
|
comments
|
top
|
jobs
rsaxvc
searching PlanetScale…
1.
▲
2.
▲
3.
▲
4.
▲
5.
▲
6.
▲
14 ms
·
121.
▲
by
rsaxvc
4y ago
That seems rather limited compared to EAS in practice, since some EAS stations will relay appropriate alerts, and since EAS runs over both broadcast FM, AM, and TV stations.
122.
▲
by
rsaxvc
4y ago
> can you explain to me how an FM transmitter, transmitting somewhere between 87 MHz and 108 MHz will interfere with your emergency services Jamming EAS( https://www.fcc.gov/emergency-alert-system ). In the rural midwest,
123.
▲
by
rsaxvc
4y ago
I think most of these solutions probably predate 8051 and ST7 cores(which both have stack pointers) where I ran into them but reduced memory models are still pretty useful for them, due to the overhead vs RAM usually fitted. It's too l
124.
▲
by
rsaxvc
4y ago
This presentation is an overview of many different mitigations spanning ~27 years. Some are quite widely implemented. I'm less familiar with the newer stuff, but here's some I've run into. No-exec stacks: some UNIX machines,
125.
▲
by
rsaxvc
4y ago
I've seen even those forced to C, with such gems I've run into like: Link-time stack resolution(and aliased even, so pretty good density) Default int is char. Please use short or ANSI int.(because 16-bit int would be painfully slo
126.
▲
by
rsaxvc
4y ago
RAMs on M1 are in separate die in the same package. This let's Apple make fewer die SKUs, as well as use differently optimize die processes. https://www.macrumors.com/2021/04/06/m1-mac-ram-and-ssd-upgr...
127.
▲
by
rsaxvc
4y ago
Not the commenter, but I'm a little sad ThinkPads didn't keep up. They have an ARM64 offering, but it's PlaySkool premium.
128.
▲
by
rsaxvc
4y ago
The same way NVMe does, as a failed read?
129.
▲
by
rsaxvc
4y ago
The one axis isn't instantaneous workload; it is queue length(work items not being handled by threads). The PID controller is finding a reasonable number of workers that handle the peak bursts without allowing the queue to get too long
130.
▲
by
rsaxvc
4y ago
ARM11 has an FPU. The FPU is particularly slow to copy back and forth to the integer registers. This the raspberry pi people support an ARM11 core with armhf ABI, albeit limited to the VFPv2 FPU instruction set.
131.
▲
by
rsaxvc
4y ago
With the continued development of specex attacks, having those features in a separate domain reduces the attack surface some, compared to sharing a core with attacker controlled code.
132.
▲
by
rsaxvc
4y ago
At first I didn't understand the input format, which seems to try and autodetect the units. When I enter 1e-3, I get 1ms past epoch start, but 1e-4 is 0ms past epoch start. And that isn't what I'd expect. Here's another
133.
▲
by
rsaxvc
4y ago
Looks like you have varying precision with date, might be using floating point?
134.
▲
by
rsaxvc
4y ago
Small note: If I scroll to the bottom on brave on Android, The whole page just sort of oscillates up and down.
135.
▲
by
rsaxvc
4y ago
I think the worst offenders are the ones that use the measurement circuit to detect if you've started a measurement while the display is off.
136.
▲
by
rsaxvc
4y ago
An LR44 supplying 15 microamps will last more than 9 months before depleted. This base level of current draw obviously matters to different users differently.
137.
▲
by
rsaxvc
4y ago
The PA-RISC 1.1 ISA encoded specific implementation details that didn't age well, like the branch delay slot and instruction address queues. And required in-order memory accesses, because there wasn't support for cache coherent IO
138.
▲
by
rsaxvc
4y ago
https://en.m.wikipedia.org/wiki/Wealth_inequality_in_the_Uni... https://en.m.wikipedia.org/wiki/Income_inequality_in_the_Uni... It's all in the top 10 or 20%.
139.
▲
by
rsaxvc
4y ago
It matters less often - it can still matter at the end of each write buffer. Larger write-buffers remove a lot of chances for this to happen. If the application can buffer the entire file or use sendfile, probably best to disable Nagle'
140.
▲
by
rsaxvc
4y ago
Ideally large files would upload in MTU sized packets, which Nagle's algorithm will often give you, otherwise you may have a small amount of additional overhead at the boundary where the larger chunk may not be divisible into MTU sized
141.
▲
by
rsaxvc
4y ago
A workaround for printing on Android( https://github.com/mozilla-mobile/fenix/issues/10217 )
142.
▲
by
rsaxvc
4y ago
I don't think you can from Firefox directly: https://github.com/mozilla-mobile/fenix/issues/10217 So, probably save as PDF, then print PDF.
143.
▲
by
rsaxvc
4y ago
> In the recent past, ham radio has kept the spectrum allocated to it... The 13cm band has lost more than half its bandwidth, cutting the band in two. 9cm is gone. I'm sure it would be worse without ARRL though.
144.
▲
by
rsaxvc
4y ago
Sounds like Belt.
145.
▲
by
rsaxvc
4y ago
Ideally yes. Only last year did Clang 13 learn the 32-bit one. GCC doesn't understand either. I haven't checked clang for the 64-bit one.
146.
▲
by
rsaxvc
4y ago
I haven't tested this, but on Arm32 platforms, this isn't a bad way to do it n some 32-bit machines. If the compiler recognizes the 32-bit approach and rbit is available, the 64-bit variant is usually 2 rbits with the registers sw
147.
▲
by
rsaxvc
4y ago
> Is it not surprising that you can't reliably store chars to a file using fgetc/fputc? It was surprising until I needed I/O between two systems with different CHAR_BITs to work. Many systems need to access octet based fie
148.
▲
by
rsaxvc
4y ago
Sounds more like smart Monkey testing, much older, less feedback. https://en.m.wikipedia.org/wiki/Monkey_testing Edit: looks like some consider these the same nowadays.
149.
▲
by
rsaxvc
4y ago
Alexa is powered by the forges of mount doom, which burn only cash.
150.
▲
by
rsaxvc
4y ago
Do you have a link? Do you mean rustls?
More ›