Y
HN Search
Hacker News Search
new
|
comments
|
top
|
jobs
fweimer
searching PlanetScale…
1.
▲
2.
▲
3.
▲
4.
▲
5.
▲
6.
▲
7 ms
·
31.
▲
by
fweimer
3mo ago
Recent glibc uses the correctly rounded tanh from CORE-MATH, so it returns different values than what's quoted in the article. It's unclear today if it's possible to achieve reasonable performance for other transcendental fun
32.
▲
by
fweimer
3mo ago
There's Naïve Bayes (although it's sometimes labeled in more explicit terms). The problem with “unconventional” is that these works are anything but. As far as I can tell, the most of the paintings presented on the site follows a
33.
▲
by
fweimer
3mo ago
It's still bad for emergency services if everyone does it on the same day.
34.
▲
by
fweimer
3mo ago
We have plenty of functions that convert one byte array to another byte array. Both arrays have specified bounds. The functions are total (an error return indicates if the input or output arrays are incomplete). Most of them do not even hav
35.
▲
by
fweimer
3mo ago
I still have to see a single glibc bug that truly matters. I don't have illusions about our code quality, so there must be something to find. We got many high-quality bug reports, some of them with a security aspect to them. Several of
36.
▲
by
fweimer
3mo ago
I think it's rather this: 3. People were already sitting on vulnerability reports from their own tools and threw them over the wall. They were worried about getting scooped. They had to consider Mythos' alleged capabilities as a t
37.
▲
by
fweimer
3mo ago
I think the decode phase of inference typically uses local compute resources poorly due to the very small batch size. If you can run many inference tasks in parallel, this will make local inference more competitive to centralized inference,
38.
▲
by
fweimer
3mo ago
I think you got it backwards. Wouldn't it be way worse if they used your likeness for advertising to your friends? Compared to random people who don't know you?
39.
▲
by
fweimer
4mo ago
Everything we need is already upstream. I think the changes were: commit 0690dc39644d15fc89813419ffcdf9754b098260 Author: Mark Wielaard <mark@klomp.org> Date: Sun Sep 22 23:24:34 2024 +0200 Implement 
40.
▲
by
fweimer
4mo ago
There's an older effort called Typed Assembly Language (TAL) by Greg Morrisett et al. It was a rather ambitious in some ways because it tried to model inter-procedural control flow, including exceptions. They eventually had a solution
41.
▲
by
fweimer
4mo ago
Using __builtin_unreachable in this way makes the switch version unsafe, too.
42.
▲
by
fweimer
4mo ago
I'm not convinced this is true. Otherwise, it does not bode well for Rust code because any type safety glitch will be considered a vulnerability. This would be really challenging for Rust developers because it goes beyond unsafe Rust c
43.
▲
by
fweimer
4mo ago
The glibc test suite contains a few tiny FUSE file systems. For example, there is one that just happens to contain every file that mkstemp attempts to create, for a test that exercises the O_CREAT|O_EXCL failure path. Like the Rust fuser cr
44.
▲
by
fweimer
4mo ago
You can try to execute POPCNT. If it does not fault, its presence is only hidden via CPUID. Live migration support may be the reason why they stick to the baseline. That's most likely to be migratable across different CPU types. Althou
45.
▲
by
fweimer
4mo ago
It's likely this is a hypervisor misconfiguration. Either way, one has to wonder what kind of mitigations for cross-tenant leakage they are missing.
46.
▲
by
fweimer
4mo ago
POPCNT is an interesting example. Runtime dispatch (with a conditional branch) would actually make sense for it because it's comparatively difficult to implement from scratch. PDEP and PEXT might be similar (but I don't think comp
47.
▲
by
fweimer
4mo ago
Newer (relatively speaking) x86-64 instruction sets support many three-operand instructions, which are actually easier to use for compilers than instructions with overwritten source operands or hard register constraints. Pattern matching fo
48.
▲
by
fweimer
4mo ago
Do SAT scores measure anything about pedagogic aptitude? I expect that at best, you get some form of correlation (in which direction?). For teachers, other things matter more than reasoning skills or subject matter knowledge, especially in
49.
▲
by
fweimer
4mo ago
Over here, it's common that consumers don't have a direct relationship with the card company. I'm not sure if they would even be able to identify me.
50.
▲
by
fweimer
4mo ago
The article mentions Stripe's product in this space: https://stripe.com/en-us/radar There are similar offerings from other companies. I don't know if bundling this with payment processing is common.
51.
▲
by
fweimer
4mo ago
U.S. chargeback rules are different. In other countries, you cannot repudiate credit card transactions that you authorized (and this applies to Mastercard/Visa, too). You need to do something else if you end up in a dispute with the me
52.
▲
by
fweimer
4mo ago
I see. I assumed that given they were flying at 37,000ft, they would have more time to react. But the BEA report says that after autopilot disconnection, only two minutes passed until they reached this situation: > Only an extremely purp
53.
▲
by
fweimer
4mo ago
Surely you need an alternative to Box<dyn Error> for reporting memory allocation failures?!
54.
▲
by
fweimer
4mo ago
It's confusing because this statement predates the release of Panther Lake and Amston Lake. Neither support AVX10. I'm excited about Nova Lake as well. Maybe not so much for the EGPRs (maybe we should have made 4 of the new regist
55.
▲
by
fweimer
4mo ago
Historically, the edge business unit did a bit of their own thing with their CPUs. I believe the transition is finally happening once we see AVX10 CPUs over there as well. Until then I'm somewhat skeptical. (To be clear, I have no insi
56.
▲
by
fweimer
4mo ago
I didn't intend to make a statement about the programming effort required. I wanted to contrast it with corporate politics at CPU vendors, from which it is largely decoupled. Given the size of the task, it needs corporate funding, just
57.
▲
by
fweimer
4mo ago
Do you have a public reference for the “all future Intel CPUs” aspect? The AVX10 change (no more 256-bit-only EVEX tier) is well-documented in compiler patches and whatnot, but what I haven't seen so far is an unambiguous commitment th
58.
▲
by
fweimer
4mo ago
SME (like AMX) are easier in this regard because there is a clear expectation that they are used in dedicated code blocks only, so run-time dispatch becomes feasible. In contrast, with auto-vectorization, general-purposes vector ISAs such a
59.
▲
by
fweimer
4mo ago
Wide (especially unconditional) use of AVX-512 faces two main issues today: There's no public commitment from Intel to phase out CPUs that don't support it. And some emulation-adjacent tools (the prime example is valgrind) do not
60.
▲
by
fweimer
4mo ago
It's certainly possible to make different arrangements. Some European countries do that for local elections, for example.
More ›