Y
HN Search
Hacker News Search
new
|
comments
|
top
|
jobs
ChrisKjellqvist
searching PlanetScale…
1.
▲
2.
▲
3.
▲
4.
▲
5.
▲
6.
▲
4 ms
·
1.
▲
by
ChrisKjellqvist
2y ago
I've been using HLS recently and from my understanding, all you need is `v++`. [link to example HLS makefile]( https://github.com/Xilinx/Vitis_Accel_Examples/blob/f61637e9... )
2.
▲
by
ChrisKjellqvist
2y ago
I think the problem with such an architecture is that latency isn't a limit on timing closure from a hardware sense now, but you still have to consider it now from the software compilation perspective, and it might severely impact perf