4 ms·RISC-V CPU Design – Lec 5 – Design Top Level and Testbench, Instruction Decode3 points by marcux95 2y ago