How about some HDL semantics with implicit pipelining... Every statement in a HDL language runs in parallel but you can still write implicitly sequential code

How about some HDL semantics with implicit pipelining... Every statement in a HDL language runs in parallel but you can still write implicitly sequential code in VHDL processes.