Y
HN Search
Hacker News Search
new
|
comments
|
top
|
jobs
alexforencich
searching PlanetScale…
1.
▲
2.
▲
3.
▲
4.
▲
5.
▲
6.
▲
8 ms
·
31.
▲
by
alexforencich
7y ago
NetFPGA is a toolbox for network-based packet processing. It is not a NIC, and their NIC reference designs leave a lot to be desired. Corundum is specifically a NIC.
32.
▲
by
alexforencich
7y ago
So, since Corundum is open source, you can plug in whatever arbitrary transmit scheduler you want. Corundum also supports 10,000+ transmit queues (I have synthesis tested on the ultrscale+ to 32,768 transmit queues). This is super interes
33.
▲
by
alexforencich
7y ago
Author of Corundum here--if you have any questions, ask away.
34.
▲
by
alexforencich
10y ago
No, that would just bring back DLL hell.
35.
▲
by
alexforencich
10y ago
Yes, this is extremely important to remember. The days of "who cares if we use a few extra bytes of RAM or a few extra CPU cycles here and there as computers will be twice as fast and have twice as much memory this time next year"
36.
▲
by
alexforencich
10y ago
How do we know they are using that particular board from bittware as opposed to a board from a different manufacturer or even an in-house design? The linked article does not mention bittware or the board part number.
37.
▲
by
alexforencich
10y ago
Probably not. Depends on how the core is distributed. Either you'll get HDL or netlists, and they may or may not be encrypted. Obviously the synthesis software has to decrypt it to use it, so like all defective by design DRM it does
38.
▲
by
alexforencich
10y ago
Doesn't look like it from the article. That could be very interesting, but there could be network architecture constraints that prevent Amazon from providing that from the get-go. And it wouldn't be used in all cases, so that co
39.
▲
by
alexforencich
10y ago
Looks like they are using Xilinx Ultrascale+ FPGAs.
40.
▲
by
alexforencich
10y ago
Binary FPGA configuration instructions - block RAM contents, routing switch configruation, register configuration an initial state, PLL/DCM configuration, and of course LUT contents. That's the final result of the toolchain, read
41.
▲
by
alexforencich
10y ago
Are they actually using that one, or is that just a board that happens to have that particular FPGA on it?
42.
▲
by
alexforencich
10y ago
6-input, 1-output or 5-input, 2-output. They're implemented as a 5-input, 2-output LUT with a bypassable 2:1 mux on the output.
43.
▲
by
alexforencich
10y ago
The board actually doesn't appear to have an ADC, the microphones output pulse density encoded digital data wich can be directly received and interpreted by the processor.
44.
▲
by
alexforencich
10y ago
It's a reciprocal process, meaning that it works for transmit as well as receive. In the receive direction, the antennas/microphones sample the incoming waves at various spatial points, and then the cancelling/reinforcing oc
45.
▲
by
alexforencich
10y ago
I have tried atom a couple of times, but ran in to some very annoying rendering issues - tearing while scrolling, dark backround flashing white when changing tabs, especially with the minimap - as well as general lag and sluggishness. Subl
46.
▲
by
alexforencich
11y ago
MAC addresses are part of the link layer of an Ethernet network. The same link layer segment of a network must have unique MAC addresses so that packets can be unambiguously routed to the correct destination. MAC addresses actually consis
47.
▲
by
alexforencich
11y ago
IP licenses for things like analog clock management components/PLLs, analog Ethernet PHYs, analog serializers and deserializers for HDMI, SATA, USB 3, etc. These are all mixed-signal components. I am not aware of any open source desi
48.
▲
by
alexforencich
11y ago
Several million dollars. Everything is extremely expensive - IP licenses, ASIC layout software licenses, simulation and verification software and possibly hardware, mask costs, line setup costs, wafer production costs, packaging costs, tes