Y
HN Search
Hacker News Search
new
|
comments
|
top
|
jobs
agg23
searching PlanetScale…
1.
▲
2.
▲
3.
▲
4.
▲
5.
▲
6.
▲
8 ms
·
61.
▲
by
agg23
3y ago
Naively, literally logs/timeseries events (i.e. stuff that can literally be inserted and queried in order of their timestamp). This scenario can be made increasingly complex as you add user interaction, such as a settings JSON blob tha
62.
▲
by
agg23
3y ago
Really interested to see how this turns out. In addition to solving the number of problems that CRDTs solve when it comes to text, I would like to see examples of integrating a CRDT system that doesn't solely have text as its stored as
63.
▲
by
agg23
3y ago
A bit late, but swift-bridge ( https://github.com/chinedufn/swift-bridge ) does this intelligently, and is probably what you're looking for.
64.
▲
by
agg23
3y ago
Feel free to drop by and ask questions. We love seeing new people build stuff.
65.
▲
by
agg23
3y ago
Analogue could support a SNAC type adapter with the Dock (I highly doubt it, those USB ports are almost definitely wired directly to a real USB chip). Users could develop a cart slot adapter (someone has, he's just lazy and hasn't
66.
▲
by
agg23
3y ago
Thank you. I want to point out that the SNES core is not my own, I just did the port to Pocket. The real praise goes to srg320 ( https://github.com/srg320 ) who has been in Ukraine all this time and is still pumping out updat
67.
▲
by
agg23
3y ago
The workflow is actually the exact same for the dev and retail Pockets. Both have an exposed JTAG port, but for the retail Pocket, you just need to remove the "hump" on the lower back. You want to make sure you get an official USB
68.
▲
by
agg23
3y ago
That's actually one of the coolest parts about FPGAs. Partial Reconfiguration (Intel docs for example) - https://www.intel.com/content/www/us/en/software/programmabl... It's expensive, but
69.
▲
by
agg23
3y ago
You are entirely correct, but I would like to point out that there are Cyclone V cores running logic ~140MHz, not just RAM clocks, and the power consumption is nowhere near that. Getting a large design that passes timing at that frequency w
70.
▲
by
agg23
3y ago
Software is orders of magnitude simpler in complexity, yes. The difference between a software emulator and a logic level emulator are immense. But take the example of the difficulties with a software NES emulator: In hardware, there is one
71.
▲
by
agg23
3y ago
When being nitpicky about latency is where FPGAs truly shine. You lose a good bit of it by connecting to HDMI (I think the Pocket docked is 1/4 a frame, and MiSTer has a similar mode) (EDIT: MiSTer can do 4 scanlines, but it's not
72.
▲
by
agg23
3y ago
That's honestly not true at all; it all just depends on your platform. On the Pocket, the FPGA _is_ the processor (there are actually two FPGAs, one for the actual emulation core, and one for scaling video, and there's technically
73.
▲
by
agg23
3y ago
Not to draw attention to myself or anything, but if you're interested in learning to make cores for the Analogue Pocket or MiSTer (or similar) platforms, I highly recommend taking a look at the resources and wiki I'm slowly buildi
74.
▲
by
agg23
3y ago
Saw a post about Nostr on here a week or so ago and haven't been able to stop thinking about it. I don't think it's likely to become the next platform (and the crypto stuff probably doesn't help), but I just find enjoyme
75.
▲
Show HN: Tamagotchi P1 for FPGAs
(github.com)
6 points
by
agg23
3y ago
|
0 comments