2 ms·
I don't have a github account. I just suggested a reason why someone might choose to use a conventional HDL.
by rjsw 11y ago
I don't have a github account.
I just suggested a reason why someone might choose to use a conventional HDL.
- _chris_ 11y agoSure, I don't mean to suggest there aren't valid reasons for writing cores in VHDL, etc., I just want to clarify that Chisel (unlike say Verilog) will, by fiat, only ever generate synthesizable code. If that's ever not the case, you should let them know.