4 ms·Xilinx Virtual Cable – debug FPGA/SoC designs without a physical cable1 points by unwind 12y ago