Actually, there has always been vigorous interaction between OS and chip designers. See VM evolution, performance counters, matrix/vector operations. I think

Actually, there has always been vigorous interaction between OS and chip designers. See VM evolution, performance counters, matrix/vector operations. I think read-barrier support, as a proven technique (see the same video for transactional memory as a functional bust) is on the cusp of acceptance.