8 ms·
Cacheline boundary? Probably, because caches line sizes are an implementation detail, not part of the architectural specification.
by fleitz 12y ago
Cacheline boundary?
Probably, because caches line sizes are an implementation detail, not part of the architectural specification.