At a guess, they are using MLC (or even TLC) transistor configurations, which effectively packs more bits into on transistor, but is slower to read. Good SLC ha

At a guess, they are using MLC (or even TLC) transistor configurations, which effectively packs more bits into on transistor, but is slower to read. Good SLC has read cycles of 20-25 usec.