That's because you're just using the floating point unit within the FPGA. If you have general logic it will be slower and less power-efficient by several factor

That's because you're just using the floating point unit within the FPGA. If you have general logic it will be slower and less power-efficient by several factors compared to an ASIC.