So didn't they find an issue with haswell cores (and the early next generation, broadwell) that meant they had to issue an erratum to disable TSX instructions?

So didn't they find an issue with haswell cores (and the early next generation, broadwell) that meant they had to issue an erratum to disable TSX instructions? I'd wait until the Haswell-EX or Broadwell-E/EP chips.