If a 4-core, cache coherent version was available with a reasonable memory controller Multi-core Cortex A9s are hitting silicon as we speak, so this is actuall

If a 4-core, cache coherent version was available with a reasonable memory controller Multi-core Cortex A9s are hitting silicon as we speak, so this is actually not far off at all.