3 ms·
More importantly, the explicit barriers are needed on ARM chips where writes are permitted to be reordered with reads.
by mgraczyk 13y ago
More importantly, the explicit barriers are needed on ARM chips where writes are permitted to be reordered with reads.
- tsukikage 13y agoAlso PowerPC and any other weakly consistent architecture, natch.