3 ms·
As I mentioned in my other comment Verilog and VHDL are "concurrent by default" since that's how hardware works anyway. If you want to experiment with them you
by simias 13y ago
As I mentioned in my other comment Verilog and VHDL are "concurrent by default" since that's how hardware works anyway.
If you want to experiment with them you don't need an FPGA, you can just start with a simulator such as Icarus Verilog[1] and a waveform viewer like gtkwave[2] and get a feel of the language. There are a bunch of tutorials on the net.
[1] http://iverilog.icarus.com/ http://iverilog.icarus.com/
[2] http://gtkwave.sourceforge.net/ http://gtkwave.sourceforge.net/
- GotAnyMegadeth 13y agoVerilog is Turing complete and can do standard IO, so you probably don't even need a simulator/wave viewer.
- simias 13y agoYeah, but using waveforms is half the fun! :) Also, debugging verilog using only $display doesn't sound very fun...
- krupan 13y agohttp://www.edaplayground.com/ http://www.edaplayground.com/ is a great way to play with hardware description languages too. You don't need to install anything.