4 ms·

Current HTM implementations limit the size of a transaction to the L1 cache, so for the time being, no.

• 4buser 13y ago
  Even new Intel Haswell's STM?
  • sanxiyn 13y ago
    Yes, Intel TSX too has a limited transaction size.