Maybe AMD will do a 3D memory layer for this chip for the kv cache. Possibly even something more dense than SRAM, like cgram, when it's ready. Could this enabl

Maybe AMD will do a 3D memory layer for this chip for the kv cache. Possibly even something more dense than SRAM, like cgram, when it's ready. Could this enable a reasonable context size ?