4 ms·

Zero micro ops to be precise, that’s handled entirely at the register rename stage with no data movement.