not to my knowledge, but i'd consider adding this in (i'm planning to extend to TPUs and apple silicon NPUs later, so i might just add this in aswell). what wou

not to my knowledge, but i'd consider adding this in (i'm planning to extend to TPUs and apple silicon NPUs later, so i might just add this in aswell). what would one want the levels to look like?