4 ms·It depends on the implementation, it is possible for a cache line to be in L1 but not L2, etc.by Retr0id 7mo agoIt depends on the implementation, it is possible for a cache line to be in L1 but not L2, etc.