4 ms·

I think a big part of this is the RISC vs ARM architecture, unless RISC has improved more than I know in this area