The ch32v003 implements RISC-V without the M extension, meaning there's not even a MUL/DIV instruction. Out of all micro controllers I've worked with, only a s

The ch32v003 implements RISC-V without the M extension, meaning there's not even a MUL/DIV instruction. Out of all micro controllers I've worked with, only a single one had AES cpu instructions.