This seems to be a discussion about board level circuits. HDLs are for chip design. So far the language models aren’t great at HDL but I assume it’s just a tra

This seems to be a discussion about board level circuits. HDLs are for chip design. So far the language models aren’t great at HDL but I assume it’s just a training priority thing and not some characteristic of HDLs.