3 ms·

ARM: subs w0, w10, w11 b.vx trap RISC-V: subw a0, t0, t1 sub a1, t0, t1 bne a0, a1, trap