3 ms·All I remember from my experience with VHDL/Verilog is that they really truly suck.by tormeh 10mo agoAll I remember from my experience with VHDL/Verilog is that they really truly suck.