IIRC, you can optimise the locations of sub-components to minimise on-chip communication delays. The automatic algorithms are pretty good, but can often be bett

IIRC, you can optimise the locations of sub-components to minimise on-chip communication delays. The automatic algorithms are pretty good, but can often be bettered (particularly if critical paths are identified and optimised).