3 ms·I think Cortex-M7 also often has split I+D caches?by kragen 1y agoI think Cortex-M7 also often has split I+D caches?ajb 1y agoYes. That's what Arm supply, a SoC vendor may add a unified second level.