2 ms·

We'll just have less SRAM per core. Maybe move to eDRAM for last-level caches where speed is not so important.