RTL simulation is for digital logic, ie. state machines and memories. An open source example that runs on CPU is Verilator. The author of that has talked abou

RTL simulation is for digital logic, ie. state machines and memories. An open source example that runs on CPU is Verilator. The author of that has talked about the difficulty of making it multithreaded.