Timing analysis is usually part of the synthesis and seems very comprehensive to me (I realise this statement may traumatise some firmware people). How hard it

Timing analysis is usually part of the synthesis and seems very comprehensive to me (I realise this statement may traumatise some firmware people). How hard it is to actively bypass this would be an interesting question.