Not only that, they can also run heterogenously, with one core ARM and the other RISC-V (and atomic instructions continue to work!). Not sure why anyone would d

Not only that, they can also run heterogenously, with one core ARM and the other RISC-V (and atomic instructions continue to work!). Not sure why anyone would do this, but I do appreciate that it's possible.