There technically is also a path from FPGA to ASIC so you could use a FPGA for dev and test and at some point if it makes sense make a volume product based on t

There technically is also a path from FPGA to ASIC so you could use a FPGA for dev and test and at some point if it makes sense make a volume product based on that FPGA.