USB PHYs aren't the same thing as display controller IP blocks. It's obviously possible to design a chip with more of the former than latter. At the hardware le

USB PHYs aren't the same thing as display controller IP blocks. It's obviously possible to design a chip with more of the former than latter. At the hardware level, nothing is actually an arbitrarily-subdividible budget of display bandwidth.