if interrupt and usespace code run on the same core, there is a chance that the data will still be in the cache line of the processor and it wont have to go thr

if interrupt and usespace code run on the same core, there is a chance that the data will still be in the cache line of the processor and it wont have to go thru main memory.