Doing anything other than the dumb trigger-release logic on FPGA is counter-productive IMHO. You're already heavily constrained by placement in order to achiev

Doing anything other than the dumb trigger-release logic on FPGA is counter-productive IMHO. You're already heavily constrained by placement in order to achieve the lowest latency; you can't afford to have logic that's too complicated.