This is cool. I've wanted to do something similar except write the CPU in a real HDL and then run it on the web via SystemVerilog compiled to C++ with Verilator

This is cool. I've wanted to do something similar except write the CPU in a real HDL and then run it on the web via SystemVerilog compiled to C++ with Verilator compiled to WASM. Just haven't found the time.