2 ms·Python-Based DSL for Generating Verilog Model of Synchronous Digital Circuits2 points by belter 2y ago