4 ms·
Can this be used to help design math functions for FPGA designs, using VHDL or Verilog?
by saboot 2y ago
Can this be used to help design math functions for FPGA designs, using VHDL or Verilog?
- pavpanchekha 2y agoNot immediately but it would be cool to integrate this with tools like flopoco that address that more directly.