3 ms·
A simple project is implementing a FIR filter using a HDL like Verilog. The Altera university FPGAs are cheap enough.
by lusus_naturae 2y ago
A simple project is implementing a FIR filter using a HDL like Verilog. The Altera university FPGAs are cheap enough.