Thanks, I appreciate that. So basically, larger dies == greater chance a given chip has a defect, bigger cost and % of the wafer for each defective chip, and p

Thanks, I appreciate that. So basically, larger dies == greater chance a given chip has a defect, bigger cost and % of the wafer for each defective chip, and presumably more waste silicon on the wafer as well?