Hopefully their hardware programming model is going full hardware circular command/interrupt buffers (even for GPU register programming). It is how it is done

Hopefully their hardware programming model is going full hardware circular command/interrupt buffers (even for GPU register programming). It is how it is done on AMD GPU, that said I have no idea what is the nvidia hardware programming model.