7 ms·

Due to their architecture (non-stationary dataflow) their compiler is approaching something close to a place and route FPGA algorithm