3 ms·
I wonder what is the hardware programming interface. Something "horribly" simple I hope and suppose (memory mapped command ring buffers and dma buffers?) Then
by sylware 3y ago
I wonder what is the hardware programming interface.
Something "horribly" simple I hope and suppose (memory mapped command ring buffers and dma buffers?)
Then quickly getting up and running a shmol RV64 core... and I guess this is hacker paradise.
- hobo_mark 3y agoAn FPGA is a blank slate, more so than a CPU is, the programming interface is whatever the user wants to implement (including ring buffers and DMA or whatever).
- delfinom 3y agoIn FPGAs you are literally programming the enablement of individual logic gates. That's it. There is no DMA or command ring, you have to implement it yourself. The FPGA bit code itself is extremely propertiary to each vendor as the nature of controlling all the logic sauces is all secret sauce. So you have to use the vendors tooling.
- sylware 3y agoIf we have to go thru a closed source or brain damaged hardware programming interface, this is a loss for us.
- EraYaN 3y agoIt has basically always been this way. Xilinx wasn't different before this announcement. Altera wasn't and isn't either. Some of the smaller lattice designs are a bit more open, but are a different market segment. You will use Vivado and you will like it!
- 15155 3y ago> I wonder what is the hardware programming interface. Vivado > Then quickly getting up and running a shmol RV64 core... and I guess this is hacker paradise. https://github.com/SpinalHDL/NaxRiscv https://github.com/SpinalHDL/NaxRiscv