I think this is super interesting. Kind of like a rust style language for symbolic logic. The timing aspect is super interesting, though I wonder if a compile

I think this is super interesting. Kind of like a rust style language for symbolic logic. The timing aspect is super interesting, though I wonder if a compiler given an fpga and a program could optimize the hard parts on an fpga and run the rest on a risc V core.